

Safe-Operating Areas (SOAs) for Reliable High-Voltage Analog Devices

J.W. McPherson , Ph.D.

IEEE Fellow

Texas Instruments Senior Fellow Emeritus

Many Uses For High-Voltage Analog

Escalating Need



- Battery Charging
- Potable Products
- Microprocessors
- Converters
- Controllers
- Etc

1 – 20 V

- Automotive
- Printers
- Audio
- Converters
- Controllers
- Etc

20 – 80 V

- Consumer
- Power Supplies
- Automotive
- Converters
- Controllers
- Etc

80 – 120 V

- Industrial
- Medical
- Displays
- Converters
- Controllers
- Etc

> 120 V

How to Safely
Integrate with
Low-Voltage CMOS ?



Fundamental Reliability Physics Limitations

Fundamental Device Operational Issues at t=0

- ❑ Silicon Avalanche Breakdown Field : 0.2-0.8 MV/cm
- ❑ SiO₂ Breakdown Field: 10-15 MV/cm
- ❑ Melting Temperature of Metals: Al(660°C) , Cu(1083°C)
- ❑ Fusing Current Density for Metals: ~ 2x10⁷A/cm²
- ❑ BV_{dss} and BV_{ii} Limitations
- ❑ Latch-Up /ESD

Fundamental Device Reliability Issues for TF=10yrs@105°C

- ❑ Electromigration (EM)
- ❑ Stress Migration (SM)
- ❑ Time-Dependent Dielectric Breakdown (TDDB)
- ❑ Hot Carrier Injection(HCI)
- ❑ Negative-Bias Temperature Instability (NBTI)
- ❑ Power Density and Power Dissipation Issues
- ❑ Single-Event Upsets

Safe-Operating Areas (SOAs)

□ Electrical SOA (e-SOA)

- Short Term Issues: BV_{dss} , BV_{ii} , Latch-up, ESD


□ Thermal SOA (T-SOA)

- Medium Term Issues: Power Density and Dissipation

□ Reliability SOA (R-SOA)

- Long Term Issues: TDDDB, HCI, NBTI, EM, SM, SEU


Critical Electric Field for Avalanching in Silicon



Critical field (~ 0.2 - 0.8 MV/cm) for avalanching must be avoided ! 5


Voltage Drop Across Junction Depletion-Region

$V_{bd}=120V$




Can safely drop large voltages across junction depletion-regions

5V-CMOS with 80V Drain Extension



Note: Most voltage dropped before reaching gate


Full Simulation of Voltage Drop



Note: Voltage drop from drain to source


(Snapback/Breakdown) Performance

BVii




as current increases, field peaks at drain, leading to snapback

$V_{ds} = \text{constant}$




Parasitic Bipolar





Note: Parasitic Bipolar Turn On

Improving BVii Performance



e-SOA

Fully Integrated LDMOS Device



What About Long-Term Reliability?



Now that we know how to build H-V devices in low-voltage CMOS that work safely at time zero (e-SOA) --- will they last for 10 yrs at 105°C?

Other Considerations:

- Thermal SOA (T-SOA)
- Reliability SOA (R-SOA)

Electromigration in a Power Interconnects

3um wide conductor with 9 vias
Electromigration-Induced Voiding




$$J_{Ave} = \frac{15mA}{(3.0\mu m)(0.5\mu m)}$$

$$= 1MA/cm^2$$

$$Temp = 179^{\circ}C$$

$$TF = 400 hrs$$

Metal Electromigration Lifetime Versus Temperature




Note: Metal migration (normally requiring 10yrs at 105°C) occurs within ~100sec at 450°C or ~10sec at 550°C.

T-SOA

Steady State Heat Flow

Remember ---- for Joule heating analysis, the MOSFET is simply a Gate-Controlled Resistor




In Steady State: $\Delta T = \theta \cdot Power = \theta \cdot (I_{ds} V_{ds})$

Thermal resistance θ is normally expressed in $^{\circ}\text{C}/\text{Watt}$

T-SOA Transient Heat Flow

Heat Generation = Heat Absorbed + Heat Transferred



**g = generation of heat
per unit volume
= $J_Q E$**

**J_H = flux of heat
out of unit volume**

Conservation of Energy:

Power Density Input = Power Density Absorbed + Power Density Transferred


$$g(t) = \rho c \frac{\partial T}{\partial t} + \vec{\nabla} \cdot \vec{J}_H$$

where :

$\vec{J}_H = -k \vec{\nabla} T$, k = thermal conductivity, c = specific heat, ρ = mass density


$$k_{Si} = 83.7 \frac{W}{^{\circ}C m}; \quad \rho_{Si} = 2.33 \times 10^3 \frac{kg}{m^3}; \quad c_{Si} = 6.78 \times 10^2 \frac{W \text{ sec}}{^{\circ}C kg}$$

Temperature Rise/Fall Times for Resistors in Silicon



Note: 1ms pulses should reach ~ thermal equilibrium

Transient Thermal Modeling



$$k = 0.84 \text{ W/cm}^\circ\text{C}$$

$$\alpha = k/(\rho c)$$


$$= 0.5 \text{ cm}^2/\text{s}$$

Most of Thermal-Gradient/
Heat-Flow is in Vertical Direction

$$\Delta T(x, y, z, t) = \frac{\alpha}{k} \int_0^t \frac{dP(t')}{[4\pi\alpha(t-t')]^{1.5}} \times \exp\left[-\frac{r^2}{4\alpha(t-t')}\right] dt'$$


T-SOA

Modeled Thermal Resistance With 1ms Power Pulse



- ❑ Modeling of thermal resistance in agreement with experiment
- ❑ Modeling is slightly conservative, which is good!
- ❑ Thermal resistance θ defines allowed power density (T-SOA)¹⁹

Thermal SOA (T-SOA)



Notes: (1) $40\text{W}/0.001\text{cm}^2 = 40\text{kW}/\text{cm}^2$

(2) LDMOS devices can have $\sim \text{MW}/\text{cm}^2$ capability !!

(3) $T_{\text{metal}} = T_j + \Delta T = 100^\circ\text{C} + 350^\circ\text{C} = 450^\circ\text{C}$

(4) Metal lifetime at 450°C is only $\sim 100\text{sec}$!

What About Long-Term Reliability?

Thus far ----

- We have learned how to generate:
electrical safe operating areas (e-SOAs)
- We have learned how to generate:
Thermal safe operating areas: T-SOAs

Remaining --- Long Term (10yr/105°C)


Reliability Safe Operating Areas: R-SOAs

Examples:

- Hot Carrier Injection (HCI)**
- Biased Temperature Instability (BTI)**
- Time-Dependent Dielectric Breakdown (TDDB)** ²¹

R-SOA


Standard CMOS Hot Carrier Injection (HCI)



Note: Substrate current is a good proxy for HCI stress

R-SOA

HCI During Digital Circuit Operation



I_{sub} current is generated primarily during device switching


To minimize CHC:

- (1) Reduce slew rate of waveform
- (2) Reduce load capacitance

Note: Duty-cycle for HCI can be quite low

R-SOA

CHC Lifetime Versus Substrate Current



Problem: DEMOS/LDMOS --- difficult/impossible to measure substrate current. Must take empirical stress data.

R-SOA

Example: Generation of HCI-SOA for 30V LDMOS

Measured/Extrapolated DC HCI 10% Degradation Lifetime (yrs)																		V _{gs}					
													0.600				0.200				0.040	5.0	
													0.030				0.007				0.001	4.0	
													0.500				0.100				0.030	2.5	
													1.500				0.500				0.100	1.0	
14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	
V _{ds}																							

Other Voltage Conditions can be Modeled:

$$AF_{V_{ds}} = \exp[\beta(36V - V_{ds})]$$

where : $\beta = 0.43/V$


$$AF_{V_{gs}} = \exp[-\alpha(4V - V_{gs})^2]$$

where : $\alpha = \begin{cases} 1.5/V^2 & \text{for } V_{gs} \leq 4 \\ 3.4/V^2 & \text{for } V_{gs} \geq 4 \end{cases}$

> 10 yrs	1 yr			0.1 yr	0.1 yr			0.01 yr
	10yr			1 yr	0.01 yr			0.001 yr

R-SOA


Time-Dependent Dielectric Breakdown



Note: All dielectrics will eventually breakdown


R-SOA

Time-Dependent Dielectric Breakdown Models



R-SOA


TDDB Data for Silica-Based Dielectrics



Breakdown Strength E_{bd} changes but not slope γ

HV TDDDB Data for Silica-Based Dielectrics

HV Isolation Capacitors



Observed: $\gamma(150^\circ C) = 3.22 \text{ cm} / \text{MV}$ (for 8 μm - Stack)

- HV TDDDB Data (γ) Consistent with LV TDDDB.
- No change in TDDDB physics at high voltage.

R-SOA

TDDDB-SOA for Gate Oxides


Gate Oxide Thickness (Angstrom)	Reference Area (cm ²)	Reference Temp (°C)	Reference Lifetime (Hr)	Reference Average Failure Rate (Fit)	Reference Field (MV/cm)	Reference Weibull Slope: β	Reference Field Acceleration Parameter: γ (cm/MV)
130 - 200	0.1	105	1.0E+05	10	4	3.0	4.0
50 - 129	0.1	105	1.0E+05	10	5	2.2	4.0
30 - 49	0.1	105	1.0E+05	10	6	2.0	3.6
20 - 29	0.1	105	1.0E+05	10	7	1.5	3.6
12 - 19	0.1	105	1.0E+05	10	7	1.2	3.3

$$AF = \left[\frac{dcyc}{(dcyc)_{ref}} \right] \cdot \left[\frac{Area}{(Area)_{ref}} \right]^{1/\beta} \cdot \exp[\gamma (E_{ox} - (E_{ox})_{ref})]$$

Note: Assumes Good Quality Gate Oxide

R-SOA

DEMOS/LDMOS Interconnect TDDDB-SOA





TDDDB-SOA (Interconnect Spacing):

$$(\text{Space})_{\min} = 80\text{V}/(\text{Ebd} - 5\text{MV/cm})$$


NBTI-SOA

Negative Bias Temperature Instability

P-MOSFET ISSUE




Si-H Bond Breakage will occur causing interface state generation --- V_{tp} shift



NBTI-induced V_{tp} shift caused by Si-H bond breakage

NBTI-SOA

NBTI-Induced V_{tp} Degradation




- ❑ Most of shift occurs within 1st year of normal product use
- ❑ Can be accelerated to a few hours during HTOL for quick evaluation
- ❑ NBTI-SOA is presently handled by guard-banding at product level

Single Event Upset (SEU)


Alpha-Particles

From radioactive impurities
(^{232}Th , ^{238}U , ^{210}Po , etc.)




Alpha Particle
~ 4 - 9 MeV

Thermal Neutrons



High-Energy Neutrons



Important Reliability Considerations for SEU:

- Materials selection which are low in radioactive impurities
- Removal of ^{10}B from BPSG process
- SER calculator/simulator
- Error correction
- Layouts to reduce multiple-bit errors
- SEU Induced Latch-up

SEU Impact on HV

Devices:

- Hard failures due to SEU induced latch-up
- Hard Failures due to TDDDB in High-Voltage Capacitors

Conclusions

- ❑ The business demand for HV components is great
- ❑ HV components, such as DEMOS and LDMOS devices, can be safely integrated with LV CMOS when careful attention is given to Safe Operating Areas:
 - e-SOA
 - T-SOA
 - R-SOA
- ❑ SEU-induced hard failures will need to be investigated more closely for HV devices